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Pareto-Based Multi-Objective Genetic Algorithm 
Abbas Golmakani', Khalil Mafinejad', Abbas Kouzani2 
Abstract - This paper presents a new tnethod for design and optimization of analog integrated 
circuits based on Pareto-based A1uW··Objective Genetic Algorithm (MOCA). The efficiency of the 
method is evaluated by using benchmark problems and compared with other MOCA algorithms. 
The method is implemented and used to optimize a telescopic cascade Op-Amp. Here, transistor 
sizes, compensation capacitor and bias voltages are determined by Genetic Algorithm (CA). 
Moreover, the circuils that are formed, using the components of the determined values, are 
simulated with Ihpice. The output parameters, such as gain, bandwidth, phase margin and pmver 
are extracted from the generated output file, and the area of chip is calculated separately. The 
extracted output parameters are used as costfimctionsfor creating next generation in GA. Finally, 
a set of Pareto-front which satisfies the conditions of the problem is introduced. This enables the 
circuit designer to select the best solution from the set. This algorithm is implemented in A1atlab 
and is simulated hy using I-Ispice and 1SkfC 0, J 8um CMOS technology is employed in simulation. 
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I. Introduction 
Recent trends in VLSI technology are toward the 
integration of mixed analog-digital circuits as a complete 
system-on-a-chip. Although, the analog part is often a 
small fraction of the entire circuit, due to its complex and 
knowledge-intensive nature, its designation is more 
difficult. Nowadays, the acquisition of low-power, high-
speed and sma!! area analog circuits is a major tendency 
in the electronics industry [l). 
Today, due to the lack of mature commercial analog 
Computer Aided Design (CAD) tools, analog designs are 
still largely handcrafted with only a SPICE-like 
simulation shell [2]. Without an automated synthesis 
methodology, analog circuits design suffers from long 
design time, complex design process, high production 
cost and pressing need of skilled designers. Analog 
design is a multi-objective problem and required 
designers 10 optimize the conflicting parameters such as 
gain, power, area, bandwidth and phase margin. 
Moreover, the use of a combination of high quality CAD 
tools and efficient lTIultiple w objectives optimization 
algorithms is of great importance to the development of 
the field [3J-[9]. 
This paper introduces a new efficient multi~objectjve 
optimization algorithm based on multi objective Genetic 
Algorithm (MOGA). The efficiency of this algorithm is 
evaluated by using benchmark problems and is compared 
with other MOGA algorithms. 
The structure of the paper is as follows: Section IJ, 
introduces key concepts related to Multi-Objective 
Genetic Algorithm. The structure of the proposed 
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optimization algorithm, named Distributed Pareto-Based 
GA (DPGA), is described in Section Ill. Section IV 
provides the benchmark test problems that are used to 
prove the efficiency and effectiveness of the optimization 
algorithms. As a case study, a telescopic cascode 
operational amplifier is designed and optimized, using 
the proposed algorithm in Section V. Finally, the 
concluding remarks are given in Section Vl. 
II, Multi-Objective Genetic Algorithm 
Most of the real optimization problems are 
multiobjective in nature, because they need to satisfy 
several objectives simultaneously. Essentially, there are 
two ways to deal with these problems. The first and most 
used approach involves congregating the various 
individual objectives in order to form a single objective 
optimization problem. However, in this case, it is 
necessary to define the priority of the criteria to 
compromise between them. When the priority of the 
criteria is changed, a new optimization procedure needs 
to be employed, 
Schaffer [10] presented a multimodal Evolutionary 
Algorithm (EA) called vector evaluated genetic 
algorithm (VEGA) that can carry out selection for each 
objective separately. In detail, the mating pool is divided 
into parts of equal size; each part is filled with 
individuals that are chosen from the current population 
according to one objective. 
Since the work of Schaffer, a considerable number of 
different Multiobjeclive Optimization Evolutionary 
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Algorithms (MOEAs) have been suggested. These 
approaches have used the advantages of the Genetic 
Algorithm that works with a population to obtain a set of 
non-dominated solutions, named Pareto-optimal 
solutions. In this case, all the criteria are optimized 
simultaneously. These algorithms are called Pareto-
Based MOGA. 
In Pareto Envelope-Based Selection Algorithm 
(PESA) [1I], mating selection is only performed on the 
archive which stores the current non dominated set. A 
paJiicular density measure, \vhich can be classified as a 
histogram technique, allows sampling the archive 
members differently according to the degree of crowding. 
The generated children, which constitute the actual 
population, are then checked for inclusion into the 
archive. Finally, the individuals which did not enter to 
the archive are removed before the next generational 
cycle starts. With this approach, mating and 
environmental selection are identical in relation to the 
selection criteria and only differ with respect to the 
selection process (randomized versus deterministic). 
The same holds for another promising algorithm, 
named Nondominated Sorting Genetic Algorithm 
(NSGA-ll) [12]. Here, the pool of individuals is first split 
into different fronts according to the concept of Pareto 
dominance. Individuals belonging to the first 
non dominated front are assigned the highest rank; those 
in the second non dominated front are given the second 
highest rank and so forth. Within each rank, a specific 
crowding measure is used to define an order among the 
individuals. This measure represents the sum of distances 
to the two closest individuals along each objective. On 
the basis of this ranking, both environmental and mating 
selection are perfonned. First, the parent population, 
which can actually be regarded as the archive, and 
offspring population are combined. After that, the pool of 
individuals is truncated by deleting the worst 50% cases. 
Afterwards binary tournaments are carried out on the 
remained individuals (the archive members) in order to 
generate the next offspring population. Note that the 
archive may contain not only nondominated individuals 
but also dominated ones; this is in contrast to PESA. In 
NSGA-II the archive is always completely filled, while 
in PESA it may be filled only partially. 
Another algorithm. it was proposed by Zitzler and 
Thiele [13], called Strength Pareto EA (SPEA), 
introduces elitism by maintaining an external population. 
First) a random initial population of size N and an empty 
external population are created. In each generation, the 
solutions belonging to the best front are copied into the 
external population and the dominated solutions in this 
modified population are deleted. When the number of 
solutions in the external population exceeds N, a 
clustering algorithm is used to eliminate the more 
crowded solutions. Recently, this algorithm was 
modified in order to incorporate a fine-grained fitness 
assignment strategy, a density estimation technique and 
an enhanced archive truncation method. The new 
modified version is called SPEA2 algorithm [14]. 
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III. The Proposed Algorithm: Distributed 
Pareto-Based GA (DPGA) 
In our algorithJl1~ firstly initial population is created 
randomly. In each generation after cost calculation 
nondominated set (Pareto front) is kept in an external set 
as SPEA. For next generation, one individual from each 
of the external set and the population are selected, after 
crossover and mutation, a new member of next 
generation is made. The selection method from 
population, similar to VEGA is based on switching 
between objectives. To keep diversity, selection in 
Pareto-front is according to the minimization of crowded 
function. Clustering has been used to save memOlY and 
time and also to keep diversity. Finally, a subset of 
Pareto-front which satisiles the conditions of problem is 
presented and the designer can select the best solution 
according to his/her requirements. This developed 
algorithm (Fig. 1 (a)) is implemented in Matlab. 
If!. I. Calculate Cost Functions 
In analog circuits design, each individual consists of 
passive values, size of transistors and bias voltages. For 
each individual, these values are insel1ed into Hspice 
input files (.sp), and then Hspicc is executed. Next, the 
output parameters such as gain, bandwidth, phase margin 
and power are extracted from the output file (.Iis). The 
area of chip is calculated separately using the size of 
transistors and capacitances values. 
III 2. Create Next Generation 
To implement the elitism, the best member of every 
objective function is sent directly to next generation. For 
generating others, one individual of Pareto-front and one 
individual of popUlation are selected and after linear 
crossover and mutation, one individual of next generation 
is made (Fig. I(b)). The probability of crossover is 
Pc=0.8 and the mutation probability is P ::: _I -, where 
m N 
mr 
Nw,r is the number of input parameters, showing each 
parameter probability mutation. Population selection is 
similar to VEGA and is based on switching amongst 
objectives. The number of selection on any objective is 
N 
( ;}()P .. _\). Npop is the size of population and Noh) is the 
ob) 
number of objectives. Pareto-front selection is based on 
crowded function. It means that the members which are 
more crowded have less selection probability. For its 
implementation, a distance, a sharing function and a 
crowded function are defined. The distance between two 
members i and j is defined by eq. 1, which is normalized 
Euclidian distance [10]. 
(I) 
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The distance can be defined in decision or objective 
space. H.ere, the distance is defined in both spaces. In Eq. 
I Ud I f , Pk an Pk are maximum and minimum values 0 Pk 
Calculate Cost 
Function 
lJpdme Pareto front 
Clustering 
Nu 
sfHisry conditions. 
® 
(a) 
respectively. 
The sharing function is introduced by Eq. 2. 
Muw,i(>n (Pr,,) 
C Nc.,l Gcn~raliot) =::> 
(b) 
Figs. I (a) Proposed Distributed Pareto-based Genetic Algorithm (DPGA) (b) Creation of next generation 
The sharing function between i and j is zero if two 
members are far from sharing radius (Dshore) and limits 
to one if two members verge together [10]. Vie chose the 
value of D.I'hare = O. J: 
(2) 
othenl'ise 
The crowded function of member i is equal to the sum 
of the sharing function between i and the other members 
(Eq.3): 
N 1NJr 
C, = I: s, j" i (3 ) 
J",I 
lf1.3. Update Parelo-F'ronl 
After calculating cost functions for the next 
generation, new individuals are compared to Pareto-front 
in external set. If a new individual is not dominated by 
other members in Pareto-front, it must be added to the 
front. The members which have been dominated by this 
new member are eliminated from the Pareto. When the 
front population grows bigger than a specified number, 
clustering is implemented to limit the size of the Pareto. 
For clustering implementation, the distance between each 
two members is calculated and the members which are 
closer than Dc/us except the older ones are eliminated. 
Here, the distance is defined only in objective space. 
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Choosing the value of (Sc/us is very important as it 
specifies the size of Pareto-front. The suitable value for 
Dcfll.I' is between 0.005 and 0.05. 
IV. Benchmark Problems 
In order to test the performance of the developed 
algorithm, a comparative study with three other 
algorithms, SPEA2, NSGA-JI and PES A is can-ied out. 
For that purpose, the three problems presented in Table.I 
are used [14]. For each problem, three runs are carried 
out in order to facilitate an appropriate statistical 
comparison with the stated algorithms. 
In the continuous test functions diff'erent difficulties 
are arised. We enhanced the difficulty of each problem 
by taking 100 decision variables in each case. For the 
Sphere Model (SPH-m) and Kursawe's function (KUR), 
we chose large domains in order to tcst the algorithm's 
ability to locate the Pareto-optimal set in a large 
objective space. The function SPH-m is a multi-objective 
Sphere Model, a symmetric unimodal function, where the 
isosurfaces are given by hyperspheres. "m" is the number 
of function. The Sphere Model has been subject of 
intensive theoretical and empirical investigations with 
evolution strategies, especially in the context of self'-
adaptation. Here, a SPH-2 (two objectives instance) is 
considered. Zitzler, Deb, and Thiele's T6, here referred to 
as ZDT6, is also unimodal and has a non-uniformly 
distributed objective space, both orthogonal and lateral to 
the Pareto-optimal front. It is proposed to test the 
algorithm's ability to find a good distribution of points 
even in this case. 
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TABLE I 
TEST FUNCTION FOR THE COMPARATIVE STUDY 
. . 
N Domain Objcctivc functions 
ZDT6 (Ziizlcr, Deb, and Thiele 2000) 
100 [O,I[ 
100 [-1000,10001 
J, (xl" g(Xl[I_(f, (Xl)'] 
g(xl 
KtJR(KuTsawe 1991) 
SPH-2 (Schaffer 1985; Laumanns, Rudolph, and Schwefel 2001) 
100 [-IOOO,IOOO[ 
N is number of parameters 
Kursawe's function (Kursawe 1991) has a multi-modal 
function in one component and pair-wise interactions 
among the variables in the other components. The 
Pareto-optimal front is not connected and has an isolated 
point as well as concave and convex regions [14}, 
In order to compare, the results obtained by Zitzler 
[15] from 30 runs performed for (hese problems are used. 
In these runs, Zi(z[er implemented the PESA, NSGA-II 
and SPEA2 algorithms, The comparison was made using 
a statistical analysis suggested by Zi(zler and Thiele [14]. 
In this metric, when the algorithms are compared, two 
numbers are obtained for each algorithm. The first 
number represents the percentage of the Pareto frontier, 
in which the algorithm is not beaten by the others; the 
second number represents the percentage of the Pareto 
frontier on which the algorithm beats all the others. Table 
n and III show the average results obtained when the 
DPGA algorithm is compared with the other three 
algorithms using this metric for 90 comparisons (each of 
our 3 results compared with 30 results of Zitzler). Size of 
population is 100 and Table 11 gives the outcome of 1000 
generations (100,000 fitness evaluations) whilst Table.III 
shows the result of 1 0000 generations. 
TABLE II 
CQ1vlJ'ARISON 13ETWEEN THE ALGORITHMS 
AFTElt 100,000 FITNESS EVALUATIONS 
100,000 
evaluations 
PESA 
NSGA2 
SPEA2 
SP))··2 
[I; 01 
[I ; 01 
)1 ; 0) 
KlJR 
)0 ; 01 
\0.64 ;01 
10.67; HI 
ZOT6 
)0.0008; II 
10.0003; II 
(11.0007 ; 11 
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TABLE III 
C0!I1l'AR1SON BETWEEN THE ALGORllHMS AFTER 1000,000 FITNESS 
EVALUATIONS 
1000,000 SPIJ-2 KlJR ZDT6 
evaluations 
PESA II ; 01 [I; 01 10,13 ; 0.0031 
NSGA2 I' ; 01 [I; 01 [0.1 , 0.091 
SPEA2 [0.99 ; 01 [I; 01 [0.18 ; .~ 
According to Table II, the proposed method is 
converged faster than the other algorithms for SPH-2 and 
KUR problems. In SPH~2, the Pareto members which are 
earned by our algorithm, dominate some answers from 
other algorithms; but there is no member in other 
algorithms that can dominate any member in our 
algorithm answers. 
In KUR problem the 64 to 67 percent of Pareto 
members which are earned by our algorithm dominate 
some answers from other algorithms and there is no 
member in other algorithms that can dominate any 
member of the answers of our algorithm. 
In these problems when one input is varied and others 
are constant, the KUR and SPH-2 functions have only 
one minimum (Fig. 2(b)) but ZDT6 contains a lot of local 
minimums (Fig. 2(a)). Therefore, the convergence 
property of our algorithm will become poor. However, 
according to the Table.III, responses attained from the 
presented algorithm meet final ans\",ers if the number of 
generation increases and the algorithm demonstrates 
more effective performance compared to the 
conventional methods, 
Clearly, there is a smooth relationship between design 
parameters and performance parameters in the design of 
analog integrated circuits. This means that if an input 
parameter (e.g. the size of a transistor or the value of a 
passive element) varies smoothly, the related output 
parameter has only one optimum point. Consequently, 
our proposed algorithm has a significant increase in the 
convergence rate, compared to the conventional 
algorithms, Our method contains some complexity in 
producing the new generations, Although, the production 
time of each generation adds to the required time for 
simulating individuals in the next generation; therefore, 
the algorithm reveals considerable improvement in the 
convergence rate, it is appropriate for the problems 
which have required simulations with long execution 
time. 
(,) (b) 
Figs. 2. (a);;(:>.:) ofZDT6 function, (b) KUR fUllctions 
In analog circuits design, the relation betvveen input 
parameters and output parameters such as gain, 
bandwidth, power and area are typically smooth and if 
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one parameter varies, typically output parameters would 
not oscillate, Consequently, our algorithm proved to be 
appropriate for design of analog circuits, 
v. Case Study: Design And Optimizatiou 
Of A Telescopic Cascode Op-Amp 
One of the most popular subcircuits used in analog 
applications is an operational amplifier (Op-Amp). In a 
variety of applications, like AID converters and switch-
capacitors filters, circuit perfonnance mostly is 
determined by the operational amplifiers [8]. 
As a case study, a telescopic cascode operational 
amplifier is designed and optimized by our proposed 
algorithm (Fig. 3). The desired constraints are shown in 
Table IV. 
TAIlLEIY 
THE DESIRED CONSTRAINTS IN OP-AMP DESIGN 
Specification 
Dc Gain 
Unity Gain Bandwidth 
Phase Margin 
Maximum output swing 
Power Dissipation 
Area of chip 
Vdd 
Required 
>100000 
>100Mlil. 
>700 
>2 Vp-p 
as low as possible 
as low as possible 
2.5 v 
Obviously, the telescopic input stage was used to 
increase the open loop gain, The second stage enables us 
to have a maximum signal swing, Cc was employed for 
frequency compensation, which is normally connected to 
node 2 (Miller compensation), However, nodes J or 3 
can be employed instead of node 2, to eliminate the 
destructive effect of right half plane zero (Fig. 3) [16J. 
Size of transistor M 10, length of transistor M9 and 
hef, are assumed constant. Design parameters and their 
allowable design ranges are presented in Table V. 
Defining the allowable ranges of free design variables is 
essential to obtain the maximum rate of convergence. 
The population includes 25 individuals and each of 
them contains 16 design parameters which are coded 
with 147 bits. The set of performance parameters consists 
of open loop gain, unity-gain frequency, phase margin, 
power dissipation and area, 
Here, all design parameters are de1cIlllined by GA and 
then circuits with these values arc simulated by Hspice. 
The output parameters, such as gain, bandwidth, phase 
margin and power are extracted from output file and the 
area of chip is calculated separately. These output 
parameters are used as cost functions for creating the 
next generation in GA, After execution of 150 
generations, the Pareto front obtained 363 members, 
Relations between different values of cost functions of 
the mem bel's proved that the algorithm has good 
diversity as illustrated in Figs. 4. As shown in the Fig, 
4(a), responses with more open loop gain need more area 
and those with more unity-gain frequency consume more 
power (Fig. 4(b)). 
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Fig. 3 Tclescoric cascade Op-Amp 
TABLE V 
DESIGN PARAMETERS Wrn-! RANGES 
Parameter Range Unit bits 
WI=W2 3.5-229 um t3 
Ll~L2 018-1.78 um 5 
V.lJ"'-W4 3.5-229 urn 13 
L3:=L4 0.18- 1.78 um 5 
W5""W6 35-229 um J3 
1.5=1.6 018-1.78 um 5 
W7=W8 3.5-229 um 13 
t.7-"L8 o t8-1 78 um 5 
W11 3.5-229 um IJ 
LII o 18-6.58 um 7 
W12 35-229 um 13 
L12 0.18·6.58 um 7 
W9 3.5-229 um 13 
Vg3 0.4-0.9 V 6 
Vg5 0.75-0.95 v 6 
Cc 120-1144 IF 10 
The proposed algorithm is implemented in Matlab and 
is simulated by Hspice with TSMC O. I8um CMOS 
technology. For only Hspice AC analysis, the execution 
time is J.5 hours on Celeron CPU 2.53GHz. 
An initial set of 21 acceptable answers was selected 
from the Pareto front which all satisfy the desired 
constraints. Final set of responses was achieved by 
Hspice transient analysis and Process-Temperature 
comers analysis, to present maximum output swing and 
good performance in all corners, The final set includes 
several candidates which permit the designer to select the 
desirable answers, In Table Y, the results of our proposed 
algorithm as well as those of analytical analysis are 
presented, The parameters of design are presented in first 
column, We introduced a figure of merit (FOM) between 
design parameters by EqA for comparing the results, In 
EqA, UGB is Unity Gain Bandwidth at MHz and PM is 
Phase Margin a1 degree. 
FOM ~ Gain(k) UGB(Mflz) PM (deg) 
Power()1 W) Area (Jiln' ) (4) 
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(a) (b) (c) 
Figs. 4. Pareto-front (a) Gain- Area (b) UGF- Power (c) Gain- UGF 
TABLE VI 
THE RESULTS OF ANALYTICAL ANALYSIS AND ~[IWEE ANSWERS OF OUR ALGOTITJ-IM 
Element Analytical Analysis DPGA#1 DPGA #2 DPGA #3 
W/L-Ml 20u! 0.5u 43u10.2Su 60.SuJO,4Gu 4! .5u10.36u 
W/L-1\12 20u} O.Su 43u10.28u 60.5u10.46u 41.SulO.36u 
W/L-1\13 Sui O.Su S.4u10.44u 14.3u10.S3u 16.5u!OJ7u 
W/I..--M4 Sui O.Su 8AulO,44u 14.3u!O.53u 16.Su/O.37u 
W/L-MS Sui O.5u 17,4u/O,46u 5.5u/O,44u IO.8u!O.37u 
W/L-M6 Sui O.5u 17.4u10,46u S.5u10,44u lO.8u/O.37u 
W/L ... 1\17 lOu/I u 22.4u!O.7Su 9.5u!0.56u 19,4u10.63u 
W/L--M8 !Oull u 22,4u10.75u 9.SulO.56u 19,4u!O.63u 
W/L-1\19 5.Su/O.5u I J.6u10,5u 6.2u!O.5u 13.3u!O.5u 
W/L·MIO J Su/O.3u 17.4u!O.Slu 8.6u!O.62u 21.6u10.59u 
W/L-Ml1 Gu/O.5u 91.5u!1.39u 47.8U!1.36u 90Aull 2u 
VG3 O.74V 
VG5 o 74V 
VCMIN I.4V 
Cc(fF) 390 
Gain (K) 167 
UGF(Mllz) 112.13 
Phascmargine{PM) 830 
Powcr(uW) 253.8 
Al'ca(um"2) 212 
FOM 28.9 
As can be seen in TableVI, the results presented by 
our proposed algorithm, compared to analytical analysis 
with more than hundred design time, have more quality 
and versatility responses. The values ofFOM prove these 
criteria. 
It is possible to test the bias of all transistors during 
the optimization by using our proposed algorithm. This 
means that the designer could choose different constrains 
for any active element (e.g. saturation, triode and so on). 
VI. Conclusion 
A new algorithm for designation and optimization of 
analog integrated circuits was presented. Benchmark 
problems showed that in problems that object values 
change smoothly when a parameter is changed; our 
algorithm has better convergence compared to other 
Copyright © 2009 Praise H-'orthy Pri::e s.r.!. - All rights resen'ed 
O.82V 0.8V 0.8V 
0.85V O.85V 0.86V 
1.56V 1.57V 1.54V 
3955 337 364.5 
410 668 381 
156.13 364 166 
870 7T W 
389.9 454 439 
198 
72.1 
269 187 
153.3 66.3 
algorithms such as SPEA2 and NSGA2. As there is 
typically smooth relationship between design parameters 
and performance parameters in the design of analog 
integrated circuits; our algorithm proved to be more 
efficient in analog circuits design. 
It considerably improved the speed of convergence, 
while the diversity of responses is kept well. Although 
this method contains more complexity in producing the 
new generations but it has better convergence rate, i.c., it 
needs less simulation run. It is important especially for 
simulation based problems which have long execution 
time. Additionally. the algorithm presented a set of 
satisfactory responses'-where each of its members was 
optimized taking into account different constraints. 
Finally, since improvement in synthesis duration was 
desirable, AC analysis of Hspice was only employed for 
the main loop of the algorithm. Other analyses (e.g. 
infernational Review on Modelling and Simulations, Vol. 2, N. 3 
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Transient analysis, Process-Temperature corners analysis 
and Monte-carlo analysis) can be executed on candidates. 
The presented methodology of OTA optimization can 
be generalized and applied to other types of circuits. For 
example, this method is appropriate in Radio Frequency 
Integrated Circuits (RFIC) design as it is very sensitive to 
parasitics and it has complex calculations and needs 
simulation based design. This algorithm was employed in 
the design of RF Ies (e.g. Low Noise Amplifier (LNA) 
circuits and Distributed Amplifiers [17]) and 
demonstrated satisfactOJY results. 
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